Skip to content
SRv6 TEK Innovations

Blog

SRv6 technology related blogs posted by SRv6 TEK Innovations Principal Network Architect Gyan Mishra to help facilitate discussion topics on SRv6 technology and how it is an industry wide network disrupter.

Log in to write a post or join the discussion.

316 posts

  1. Post 224 Expanded version · 🌐 Category 2: Network Fabric Revolution — The Deconstruction of Fixed Chassis

    The Leaf as a Service Edge: Advanced PE Protocols in 1RU Footprints

    🌐 Edge Intelligence: Delivering High-Feature PE Capabilities via SRv6
  2. Post 223 Expanded version · 🌐 Category 2: Network Fabric Revolution — The Deconstruction of Fixed Chassis

    The Spine as a P-Node: Pure High-Speed Label and Packet Forwarding

    🌐 The Lean Transit Core: Driving High-Throughput Packet Forwarding via SRv6
  3. Post 222 Expanded version · 🌐 Category 2: Network Fabric Revolution — The Deconstruction of Fixed Chassis

    Leaf-Spine Demystified: Expanding Clos Topologies into Core Transport

    🌐 The Universal Grid: Extending Clos Topologies to Long-Haul Core via SRv6
  4. Post 221 Expanded version · 🌐 Category 2: Network Fabric Revolution — The Deconstruction of Fixed Chassis

    Blast Radius Mitigation: Maximizing Network Resilience with ECMP

    🌐 Self-Healing Networks: Eliminating Core Session Drops via SRv6 TI-LFA
  5. Post 220 Expanded version · 🌐 Category 2: Network Fabric Revolution — The Deconstruction of Fixed Chassis

    The Pizza Box Ascendancy: Engineering High-Density 1RU/2RU Non-Blocking Switches

    🌐 The Compact Revolution: Delivering Line-Rate Terabit Performance via SRv6
  6. Post 219 Expanded version · 🌐 Category 2: Network Fabric Revolution — The Deconstruction of Fixed Chassis

    Monolithic Failure: The Financial and Operational Risks of Chassis Routers

    🌐 Breaking the Monopoly: Deconstructing the Massive Core Chassis via SRv6
  7. Post 218 Expanded version · 🚀 Category 1: The Compute Mutation — Beyond Blade Servers to DPU Enclaves

    DPUs in the AI Era: Orchestrating East-West Traffic for GPU Clusters

    🌐 The AI Scale Bottleneck: Driving Line-Rate GPU Communication via SRv6
  8. Post 217 Expanded version · 🚀 Category 1: The Compute Mutation — Beyond Blade Servers to DPU Enclaves

    Orchestrating the DPU Control Plane: Canonical MAAS and OpenStack Ironic

    🌐 Automated Dual-Plane Provisioning: Scaling Hybrid DPU Enclaves via SRv6
  9. Post 216 Expanded version · 🚀 Category 1: The Compute Mutation — Beyond Blade Servers to DPU Enclaves

    Storage Disaggregation via DPU: Local NVMe Performance over NVMe-oF

    🌐 The Borderless Storage Fabric: Accelerating Distributed NVMe Arrays via SRv6
  10. Post 215 Expanded version · 🚀 Category 1: The Compute Mutation — Beyond Blade Servers to DPU Enclaves

    Physical Hardware Isolation: Enforcing Zero-Trust at the Server Edge

    🌐 The Air-Gapped Perimeter: Achieving Absolute Zero-Trust Security via SRv6
  11. Post 214 Expanded version · 🚀 Category 1: The Compute Mutation — Beyond Blade Servers to DPU Enclaves

    Bare-Metal Deployment Flavor 2: Offloading Type-1 Hypervisors (KVM & ESXi)

    🌐 Tax Reclamation: Eliminating Hypervisor Networking Overhead via SRv6
  12. Post 213 Expanded version · 🚀 Category 1: The Compute Mutation — Beyond Blade Servers to DPU Enclaves

    Bare-Metal Deployment Flavor 1: True Native OS with DPU Multi-Tenancy

    🌐 The Tenant Isolation Framework: Securing Pure Bare-Metal Environments via SRv6
  13. Post 212 Expanded version · 🚀 Category 1: The Compute Mutation — Beyond Blade Servers to DPU Enclaves

    Architecture Anatomy: The DPU as an Independent Mini-Server Pod

    🌐 The Host Mutation: Driving Distributed Processing to the Edge via SRv6
  14. Post 211 Expanded version · 🚀 Category 1: The Compute Mutation — Beyond Blade Servers to DPU Enclaves

    The Death of the Midplane: Why the Blade Server Market Collapsed

    🌐 The Next-Gen Edge: Modernizing Infrastructure Scales via Distributed SRv6
  15. Post 246 Restructured version · 🌐 Category 5: Host and Network Convergence — eBPF, DPDK, and Next-Gen SRv6

    The PINS Initiative: Integrating P4 with SONiC and SAI Control Planes

    💰 Unified Modeling: Managing Traditional Switching Infrastructure via the PINS Project
  16. Post 245 Restructured version · 🌐 Category 5: Host and Network Convergence — eBPF, DPDK, and Next-Gen SRv6

    Next-Generation SRv6: Network-Wide Programmatic Policy Injection

    💰 Unified IPv6 Transport: Consolidating Complex Enterprise Networks via Native SRv6
  17. Post 244 Restructured version · 🌐 Category 5: Host and Network Convergence — eBPF, DPDK, and Next-Gen SRv6

    High-Performance User-Space Networking: The Role of DPDK

    💰 Bypassing the Stack: Accelerating Virtualized SRv6 Functions via User-Space DPDK
  18. Post 243 Restructured version · 🌐 Category 5: Host and Network Convergence — eBPF, DPDK, and Next-Gen SRv6

    The Host-Side Pipeline: eBPF vs. P4 for Internal Kernel Packet Processing

    💰 Kernel-Space Routing: Extending Programmable SRv6 Policy Control up into Host Kernels
  19. Post 242 Restructured version · 🌐 Category 4: Data Plane Engineering — P4, NPL, and Programmatic Pipelines

    The Hybrid Switch: Combining P4 Switching with Marvell OCTEON DPUs

    💰 The Hybrid Paradigm: Coupling High-Throughput Switching ASICs with Stateful DPUs
  20. Post 241 Restructured version · 🌐 Category 4: Data Plane Engineering — P4, NPL, and Programmatic Pipelines

    Control Plane Interfacing: Comparing P4Runtime with Traditional SDK APIs

    💰 Runtime Control independence: Injecting Real-Time SRv6 Tables via Open P4Runtime APIs