Blog
SRv6 technology related blogs posted by SRv6 TEK Innovations Principal Network Architect Gyan Mishra to help facilitate discussion topics on SRv6 technology and how it is an industry wide network disrupter.
Log in to write a post or join the discussion.
316 posts
-
Defining the Pipeline: The Philosophy of P4-Programmable Silicon
⚡ The Technical Shift: Analyzing how the P4 language allows developers to define custom packet parsing, header layouts, and match-action logic directly on programmable ASICs like Intel Tofino.
-
Automated Day-0 to Day-2 Operations for Whitebox Ecosystems
⚡ The Technical Shift: Leveraging standard Linux automation utilities (Ansible, Zero Touch Provisioning, Netbox) to deploy and monitor disaggregated infrastructures.
-
Optical Disaggregation: OpenZR+ and Whitebox Transponders
⚡ The Technical Shift: Plugging coherent optical transceivers (OpenZR+) directly into standard 1RU routing whiteboxes, removing the need for dedicated optical transponder chassis.
-
Disaggregated Aggregation: Redefining Broadband Network Gateways (BNG)
⚡ The Technical Shift: Migrating heavy Broadband Network Gateway functionalities (subscriber management, PPPoE termination) from massive chassis routers to disaggregated whiteboxes running platforms like RtBrick.
-
Commercial Open Networking: Deep Dive into IP Infusion OcNOS
⚡ The Technical Shift: Exploring enterprise-grade, hardened open network operating systems like OcNOS for carrier transport and cell site routing.
-
The SAI Standard: Switch Abstraction Interface Explained
⚡ The Technical Shift: Analyzing the Open Compute Project's Switch Abstraction Interface (SAI) API, which unifies the way software speaks to disparate underlying silicon ASICs.
-
The Rise of SONiC: Microsoft’s Cloud-Scale Operating System Architecture
⚡ The Technical Shift: Deep dive into Software for Open Networking in the Cloud (SONiC), its microservices structure, and its reliance on Redis database architectures for internal communication.
-
Open Hardware Foundations: The Open Compute Project (OCP) and ONIE
⚡ The Technical Shift: How the Open Network Install Environment (ONIE) creates a standardized boot loader environment across diverse bare-metal switches.
-
Hardware and Software Decoupling: The Birth of the Whitebox Switch
⚡ The Technical Shift: Separating physical network switching hardware from the operating system, matching the x86 software revolution.
-
The Economic Realities of Scale-Out Fabrics vs. Scale-Up Hardware
⚡ The Technical Shift: Financial modeling comparing incremental 1RU additions to massive, front-loaded capital expenditures for empty chassis frames.
-
Eliminating Vendor Lock-In: Mixing Multi-Vendor Silicon in a Single Grid
⚡ The Technical Shift: Designing protocols and fabrics where Broadcom, Cisco Silicon One, and Juniper ASIC-based switches seamlessly interoperate in the same leaf-spine grid.
-
The Leaf as a Service Edge: Advanced PE Protocols in 1RU Footprints
⚡ The Technical Shift: Implementing advanced Provider Edge (PE) functions—EVPN, SRv6, and Carrier Ethernet—directly on merchant silicon at the leaf layer.
-
The Spine as a P-Node: Pure High-Speed Label and Packet Forwarding
⚡ The Technical Shift: Configuring fabric spines to act as optimized core routers (P-nodes) focused purely on ultra-high-throughput label switching.
-
Leaf-Spine Demystified: Expanding Clos Topologies into Core Transport
⚡ The Technical Shift: Adapting the classic data center Clos fabric model into long-haul core transport networks and regional aggregation systems.
-
Blast Radius Mitigation: Maximizing Network Resilience with ECMP
⚡ The Technical Shift: Comparing the blast radius of a failed line card inside a chassis router to a failed 1RU switch in a leaf-spine fabric.
-
The Pizza Box Ascendancy: Engineering High-Density 1RU/2RU Non-Blocking Switches
⚡ The Technical Shift: How merchant silicon advances allowed a single 1RU/2RU switch to deliver line-rate, non-blocking terabit throughput.
-
Monolithic Failure: The Financial and Operational Risks of Chassis Routers
⚡ The Technical Shift: Deconstructing the physical single points of failure (SPOF) inherent in massive multi-slot core routers (supervisor cards, passive backplanes).
-
DPUs in the AI Era: Orchestrating East-West Traffic for GPU Clusters
⚡ The Technical Shift: Using DPUs to offload GPUDirect RDMA coordination, handling complex traffic routing and synchronization across massive AI training topologies.
-
Orchestrating the DPU Control Plane: Canonical MAAS and OpenStack Ironic
⚡ The Technical Shift: Automating dual-plane bare-metal installations where both the host x86 CPU and the DPU ARM system require coordinated, distinct OS images.
-
Storage Disaggregation via DPU: Local NVMe Performance over NVMe-oF
⚡ The Technical Shift: Hardware-accelerated emulation of physical NVMe drives by the DPU, translating local block storage requests into network-wide NVMe-over-Fabrics (RoCEv2/TCP) transactions.