Skip to content
SRv6 TEK Innovations

Blog

SRv6 technology related blogs posted by SRv6 TEK Innovations Principal Network Architect Gyan Mishra to help facilitate discussion topics on SRv6 technology and how it is an industry wide network disrupter.

Log in to write a post or join the discussion.

316 posts

  1. Post 215 Original version Β· 🌐 Category 1: The Compute Mutation β€” Beyond Blade Servers to DPU Enclaves

    Physical Hardware Isolation: Enforcing Zero-Trust at the Server Edge

    ⚑ The Technical Shift: Relocating security enforcement agents, stateful firewalls, and encryption modules (iptables, IPsec, TLS termination) to the DPU's memory space.

  2. Post 214 Original version Β· 🌐 Category 1: The Compute Mutation β€” Beyond Blade Servers to DPU Enclaves

    Bare-Metal Deployment Flavor 2: Offloading Type-1 Hypervisors (KVM & ESXi)

    ⚑ The Technical Shift: Moving Open vSwitch (OVS), kernel-based virtual routing, and storage encapsulation layers out of the x86 Linux KVM/ESXi layer and into DPU hardware pipelines.

  3. Post 213 Original version Β· 🌐 Category 1: The Compute Mutation β€” Beyond Blade Servers to DPU Enclaves

    Bare-Metal Deployment Flavor 1: True Native OS with DPU Multi-Tenancy

    ⚑ The Technical Shift: How a DPU presents itself to a bare-metal host OS (Windows Server, RHEL) as standard NVMe storage controllers and PCIe Ethernet adapters.

  4. Post 212 Original version Β· 🌐 Category 1: The Compute Mutation β€” Beyond Blade Servers to DPU Enclaves

    Architecture Anatomy: The DPU as an Independent Mini-Server Pod

    ⚑ The Technical Shift: Deep dive into Data Processing Unit (DPU) System-on-Chip (SoC) anatomy: Multi-core ARM/MIPS clusters, dedicated DDR5 memory channels, independent boot flash, and local PCIe root complexes.

  5. Post 211 Original version Β· 🌐 Category 1: The Compute Mutation β€” Beyond Blade Servers to DPU Enclaves

    The Death of the Midplane: Why the Blade Server Market Collapsed

    ⚑ The Technical Shift: Analysis of how the proprietary midplanes of HPE BladeSystem and Cisco UCS B-Series became bandwidth bottlenecks. The transition to standard 1RU/2RU commodity "pizza boxes" powered by PCIe Gen 5/6.

  6. VOLUME 210 Β· ⚑ CATEGORY W: THE ULTRA-EFFICIENCY HORIZON β€” NATIVE INLINE HOSTS & INTER-AS BSID STITCHING

    THE 210TH MILESTONE β€” The Infinite Steering Era

    🌌 Mission Accomplished: Launching the Unlimited, Flat Infrastructure of Tomorrow

  7. VOLUME 209 Β· ⚑ CATEGORY W: THE ULTRA-EFFICIENCY HORIZON β€” NATIVE INLINE HOSTS & INTER-AS BSID STITCHING

    Reclaiming Server Capacity in Enterprise Clouds

    ☁️ Maximizing the Compute Investment: Reclaiming Server CPU Capacity via Native Inline Host Layers

  8. VOLUME 208 Β· ⚑ CATEGORY W: THE ULTRA-EFFICIENCY HORIZON β€” NATIVE INLINE HOSTS & INTER-AS BSID STITCHING

    Waypoint Path Stitching at Scale

    πŸ€– Orchestrating the Waypoint Grid: Automated Cross-Domain Path Stitching via Centralized BSIDs

  9. VOLUME 207 Β· ⚑ CATEGORY W: THE ULTRA-EFFICIENCY HORIZON β€” NATIVE INLINE HOSTS & INTER-AS BSID STITCHING

    Waypoint Routing Without an SRH

    🏎️ The Stateless Shortcut: Executing Complex Traffic Steering Completely Without an SRH

  10. VOLUME 206 Β· ⚑ CATEGORY W: THE ULTRA-EFFICIENCY HORIZON β€” NATIVE INLINE HOSTS & INTER-AS BSID STITCHING

    Mastering Infinite Hops via Binding SID (BSID)

    🌌 Breaking the Header Limit: Achieving Infinite Traffic Steering Hops via BSID Compression

  11. VOLUME 205 Β· ⚑ CATEGORY W: THE ULTRA-EFFICIENCY HORIZON β€” NATIVE INLINE HOSTS & INTER-AS BSID STITCHING

    Borderless Carrier Handoffs Without Inter-AS Optics

    πŸ“‘ Unified Optical Integration: Eliminating Separate Inter-AS Hardware Boundaries via SRv6

  12. VOLUME 204 Β· ⚑ CATEGORY W: THE ULTRA-EFFICIENCY HORIZON β€” NATIVE INLINE HOSTS & INTER-AS BSID STITCHING

    No More Inter-AS Loopback Folding

    πŸ›‘οΈ Eliminating Protocol Overhead: Moving Past the Complexities of MPLS Option B and C

  13. VOLUME 203 Β· ⚑ CATEGORY W: THE ULTRA-EFFICIENCY HORIZON β€” NATIVE INLINE HOSTS & INTER-AS BSID STITCHING

    Cross-Domain LOM Summarization

    πŸ“‰ Flattening the Global Infrastructure: Eliminating Route Bloat via LOM Summarization

  14. VOLUME 202 Β· ⚑ CATEGORY W: THE ULTRA-EFFICIENCY HORIZON β€” NATIVE INLINE HOSTS & INTER-AS BSID STITCHING

    Beating the 4-Byte MPLS Standard

    πŸ“Š Shifting the Economic Scale: How H.Inline.Red Outperforms Traditional 4-Byte MPLS Labels

  15. VOLUME 201 Β· ⚑ CATEGORY W: THE ULTRA-EFFICIENCY HORIZON β€” NATIVE INLINE HOSTS & INTER-AS BSID STITCHING

    The Inline Transformation

    🏎️ Bypassing H.Encap.Red: Reclaiming 40 Bytes of Host Compute Efficiency via H.Inline.Red

  16. VOLUME 199 Β· πŸ† CATEGORY V: THE 200TH MILESTONE ERA – INFINITE SCALABILITY MATRIX

    High-Fidelity Infrastructure Monitoring with IOAM

    πŸ‘οΈ Complete Packet Clarity: Real-Time Performance Analytics via In-Situ OAM

  17. VOLUME 198 Β· πŸ† CATEGORY V: THE 200TH MILESTONE ERA – INFINITE SCALABILITY MATRIX

    Standardizing Open IETF SRv6 Frameworks

    🌐 The Power of Open Standards: Enforcing Protocol Compliance across Multi-Vendor Ecosystems

  18. VOLUME 197 Β· πŸ† CATEGORY V: THE 200TH MILESTONE ERA – INFINITE SCALABILITY MATRIX

    Bypassing Legacy Hypervisor Overheads

    🏎️ Stripping the Virtualization Tax: Direct Programmable Core Routing on Bare Metal Hosts

  19. VOLUME 196 · ⚑ CATEGORY U: THE HYPER-CONVERGED HOST FABRIC, EBPF/CILIUM, AND VPP STACK

    The True Host-Extended Fabric

    πŸ”Œ Extending the Network Fabric to the Application: Complete Integration from App to WAN

  20. VOLUME 195 · ⚑ CATEGORY U: THE HYPER-CONVERGED HOST FABRIC, EBPF/CILIUM, AND VPP STACK

    Preventing Traffic Flow Polarization

    πŸ“‰ Balancing the Scales: Eradicating Elephant Flow Congestion in AI Factory Fabrics